





電力電子之回授控制應用

OUTLINE

- 電力電子工程師的角色.
- 如何看懂**Datasheet**，並評估電源好壞.
- 電力電子之回授控制應用







職務內容

- **Hardware**
 - 應用 數位/類比 IC的能力
- **Firmware**
 - 軟韌體撰寫
- **EE**
 - 產品所需之電源規畫與設計

EE需要接洽的事物



IC設計公司的職務



職務工作內容

- PM
 - 產品規畫
- AE
 - 產品規格制定
 - 產品驗證
- FAE
 - 協助客戶處理產品應用問題
- Sales
- RD
 - 產品設計
- Layout
 - IC Layout

職務工作內容

- TE
 - 量產測試(CP : Chip Probing, FT : Final Testing)
- QE
 - 品質工程師
- PE
 - 製程工程師

OUTLINE

- 電力電子工程師的角色.
- 如何看懂**Datasheet**，並評估電源好壞.
- 電力電子之回授控制應用

TPS6267x

FEATURES

- 92% Efficiency at 6MHz Operation
- 17 μ A Quiescent Current
- Wide V_{IN} Range From 2.3V to 4.8V
- 6MHz Regulated Frequency Operation
- Spread Spectrum, PWM Frequency Dithering
- Best *in Class* Load and Line Transient
- $\pm 2\%$ Total DC Voltage Accuracy
- Low Ripple Light-Load PFM Mode
- $\geq 35\text{dB}$ V_{IN} PSRR (1kHz to 10kHz)
- Simple Logic Enable Inputs
- Supports External Clock Presence Detect Enable Input
- Three Surface-Mount External Components Required (One 0603 MLCC Inductor, Two 0402 Ceramic Capacitors)
- Complete Sub 0.33-mm Component Profile Solution
- Total Solution Size <10 mm²
- Available in a 6-Pin NanoFree™ (CSP) Ultra-Thin Packaging, 0.4mm Max. Height

APPLICATIONS

- Cell Phones, Smart-Phones
- Camera Module Embedded Power
- Digital TV, WLAN, GPS and Bluetooth™ Applications
- DC/DC Micro Modules

Smallest Solution Size Application






Figure 1. Efficiency vs. Load Current

TERMINAL FUNCTIONS

| TERMINAL | | I/O | DESCRIPTION |
|----------|-----|-----|--|
| NAME | NO. | | |
| FB | C1 | I | Output feedback sense input. Connect FB to the converter's output. |
| VIN | A2 | I | Power supply input. |
| SW | B1 | I/O | This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs. |
| EN | B2 | I | This is the enable pin of the device. Connecting this pin to ground forces the device into shutdown mode. Pulling this pin to V_i enables the device. If an external clock (4MHz to 27MHz) is detected the device will automatically power up. This pin must not be left floating and must be terminated. |
| MODE | A1 | I | <p>This is the mode selection pin of the device. This pin must not be left floating and must be terminated.</p> <p>MODE = LOW: The device is operating in regulated frequency pulse width modulation mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light load currents.</p> <p>MODE = HIGH: Low-noise mode enabled, regulated frequency PWM operation forced.</p> |
| GND | C2 | - | Ground pin. |



Electrical Characteristics

ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at $V_I = 2.3V$ to $5.5V$, $V_O = 1.8V$, $EN = 1.8V$, AUTO mode and $T_A = -40^\circ C$ to $85^\circ C$; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at $V_I = 3.6V$, $V_O = 1.8V$, $EN = 1.8V$, AUTO mode and $T_A = 25^\circ C$ (unless otherwise noted).

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------------------|---|------------------------------------|-------------------------------|------|-----|------|---------|
| SUPPLY CURRENT | | | | | | | |
| I_Q | Operating quiescent current TPS62671 TPS62672 TPS62675 TPS62679 | $I_O = 0mA$. Device not switching | | 17 | 40 | 40 | μA |
| | | $I_O = 0mA$, PWM mode | | 5.5 | | 5.5 | mA |
| | | $I_O = 0mA$, PWM mode | | 5.0 | | 5.0 | mA |
| $I_{(SD)}$ | Shutdown current | EN = GND | | 0.2 | 1 | 1 | μA |
| UVLO | Undervoltage lockout threshold | | | 2.05 | 2.1 | 2.1 | V |
| ENABLE, MODE | | | | | | | |
| V_{IH} | High-level input voltage | TPS62671 TPS62672 TPS62675 | | 1.0 | | 1.0 | V |
| V_{IL} | Low-level input voltage | | | | | 0.4 | V |
| I_{lkg} | Input leakage current | | Input connected to GND or VIN | 0.01 | 1.5 | 1.5 | μA |
| V_{IH} | High-level input voltage (ENABLE) | TPS62674 TPS62679 | | 1.26 | | 1.26 | V |
| | High-level input voltage (MODE) | | | 1.0 | | 1.0 | V |
| V_{IL} | Low-level input voltage (ENABLE) | | | | | 0.54 | V |
| | Low-level input voltage (MODE) | TPS62679 | | | | 0.4 | V |
| I_{lkg} | Input leakage current | TPS62674 TPS62679 | Input connected to GND or VIN | 0.01 | 1.5 | 1.5 | μA |
| C_{IN} | Input capacitance (ENABLE) | | | 5 | | 5 | pF |


Electrical Characteristics

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT | |
|--|--|---|---|------|------|------|------|--|
| EXTCLK | Clock presence detect frequency | TPS62674 TPS62679 | | | | 4 | 27 | |
| | Clock presence detect duty cycle | | | | | 40 | % | |
| POWER SWITCH | | | | | | | | |
| r _{DS(on)} | P-channel MOSFET on resistance | | V _I = V _(GS) = 3.6V. PWM mode | | | | mΩ | |
| | | | V _I = V _(GS) = 2.5V. PWM mode | | | | mΩ | |
| I _{lkq} | P-channel leakage current, PMOS | | V _(DS) = 5.5V, -40°C ≤ T _J ≤ 85°C | | | | 1 μA | |
| r _{DS(on)} | N-channel MOSFET on resistance | | V _I = V _(GS) = 3.6V. PWM mode | | | | mΩ | |
| | | | V _I = V _(GS) = 2.5V. PWM mode | | | | mΩ | |
| I _{lkq} | N-channel leakage current, NMOS | | V _(DS) = 5.5V, -40°C ≤ T _J ≤ 85°C | | | | 2 μA | |
| r _{DIS} | Discharge resistor for power-down sequence | | | | | 70 | 150 | |
| P-MOS current limit | | 2.3V ≤ V _I ≤ 4.8V. Open loop | TPS62671 TPS62672 TPS62674 TPS62679 | 900 | 1000 | 1150 | mA | |
| | | 2.3V ≤ V _I ≤ 4.8V. Open loop | TPS62675 | 1000 | 1100 | 1250 | mA | |
| Input current limit under short-circuit conditions | | V _O shorted to ground | | | | | mA | |
| Thermal shutdown | | | | | | 140 | °C | |
| Thermal shutdown hysteresis | | | | | | 10 | °C | |
| OSCILLATOR | | | | | | | | |
| f _{sw} | Oscillator center frequency | TPS62671 TPS62672 TPS62675 | I _O = 0mA. PWM operation | | | 5.4 | 6 | |
| | Oscillator center frequency | TPS62674 TPS62679 | I _O = 0mA. PWM operation | | | 4.9 | 5.45 | |
| | | | | | | 6.0 | MHz | |


Electrical Characteristics

| OUTPUT | | | | | |
|---------------|--------------------------------|--|---|-----------------|--|
| V_{OUT} | Regulated DC output voltage | 2.3V ≤ V_I ≤ 4.8V, 0mA ≤ I_O ≤ 500 mA PFM/PWM operation | 0.98× V_{NOM} | V_{NOM} | |
| | | 2.3V ≤ V_I ≤ 5.5V, 0mA ≤ I_O ≤ 500 mA PFM/PWM operation | 0.98× V_{NOM} | V_{NOM} | |
| | | 2.3V ≤ V_I ≤ 5.5V, 0mA ≤ I_O ≤ 500 mA PWM operation | 0.98× V_{NOM} | V_{NOM} | |
| | | TPS62674 | 2.3V ≤ V_I ≤ 5.5V, 0mA ≤ I_O ≤ 500 mA PWM operation | 0.98× V_{NOM} | |
| | | TPS62675 | 2.3V ≤ V_I ≤ 4.8V, 0mA ≤ I_O ≤ 650 mA PFM/PWM operation | 0.98× V_{NOM} | |
| | | | 2.3V ≤ V_I ≤ 5.5V, 0mA ≤ I_O ≤ 650 mA PWM operation | 0.98× V_{NOM} | |
| | Line regulation | | $V_I = V_O + 0.5V$ (min 2.3V) to 5.5V, $I_O = 200$ mA | 0.23 | |
| | Load regulation | | $I_O = 0$ mA to 500 mA. PWM operation | -0.00045 | |
| | Feedback input resistance | | | 480 | |
| ΔV_O | Power-save mode ripple voltage | TPS62671 | $I_O = 1$ mA, $V_O = 1.8$ V | 14 | |
| | | TPS62675 TPS62679 | $I_O = 1$ mA, $V_O = 1.2$ V | 16 | |
| Start-up time | | TPS62671 | $I_O = 0$ mA, Time from active EN to V_O | 130 | |
| | | TPS62674 | $I_O = 0$ mA, Time from EXTCLK clock active to V_O | 125 | |
| | | TPS62679 | $I_O = 0$ mA, Time from EXTCLK clock active to V_O $L = 1\mu H$ DCR = 240mΩ 0603 (TY CKP1608S1R0) $C_O = 2.2\mu F$ 4V 0402 (TY AMK105BJ225MP) | 430 | |


FUNCTIONAL BLOCK DIAGRAM





PWM Operation




Power Save Mode Operation




Efficiency vs Load Current




Peak to Peak Output Ripple Voltage vs Load Current




Combined Line/Load Transient Response





Load Transient Response in PFM/PWM Operation




Load Transient response in PFM/PWM Operation




DC Output Voltage vs Load Current




Quiescent Current vs Input Voltage



Layout



Layout




OUTLINE

- 電力電子工程師的角色.
- 如何看懂Datasheet，並評估電源好壞.
- 電力電子之回授控制應用


Fundamental of Bode Plot

One zero




(a)

One Zero




(b)

Two zeros




(c)

One Pole



(d)

Two Poles



(e)

One zero : the phase will lead 90° finally ($+90^\circ$)

One pole : the phase will lag 90° finally (-90°)

$$-1 \text{ slope} = -20 \text{dB/decade}$$

$$+1 \text{ slope} = +20 \text{dB/decade}$$

$$\therefore \text{db} = 20 * \log V_o / V_i$$

Fundamental of Bode Plot


Pole and Zero :

Transfer function use Laplace as below:

$$G(s) = \frac{K(s + z_1)(s + z_m)}{(s + p_1)(s + p_2)\cdots(s + p_n)}$$


$s = -z_1, -z_2, \dots, -z_m$ $-Z_m$ is Zero($s - Z_m = 0$).

$s = -p_1, -p_2, \dots, -p_n$ $-P_m$ is Pole($s + P_m = 0$).




Stable loop gain should satisfy


- I. Provide the desired Bandwidth between $(1/5 \sim 1/10) * F_{sw}$.
- II. The gain slope as it pass through the crossover frequency should be -1 (-20dB/decade).
- III. Provide the desired phase margin $45^\circ \sim 60^\circ$.




Measurement Bode Plot




Transient Response




PM = 5 °



PM = 15 °



PM = 45 °





PM = 100 °


補償方法

- Voltage Mode
- Current Mode
- Constant on time


Voltage Mode Control



BASIC BLOCKS OF THE BUCK REGULATOR




The Modulator




$$\text{GAIN}_{\text{MODULATOR}} = \frac{V_{IN}}{\Delta V_{OSC}}$$

The Output Filter




$$GAIN_{FILTER} = \frac{1 + s \cdot ESR \cdot C_{OUT}}{1 + s \cdot (ESR + DCR) \cdot C_{OUT} + s^2 \cdot L_{OUT} \cdot C_{OUT}}$$

The Open Loop System




$$GAIN_{OPENLOOP} = \frac{V_{IN}}{\Delta V_{OSC}} \cdot \frac{1 + s \cdot ESR \cdot C_{OUT}}{1 + s \cdot (ESR + DCR) \cdot C_{OUT} + s^2 \cdot L_{OUT} \cdot C_{OUT}}$$

OPEN LOOP SYSTEM GAIN




$$\text{GAIN}_{\text{OPENLOOP}} = \frac{V_{IN}}{\Delta V_{OSC}} \cdot \frac{1 + s \cdot \text{ESR} \cdot C_{OUT}}{1 + s \cdot (\text{ESR} + \text{DCR}) \cdot C_{OUT} + s^2 \cdot L_{OUT} \cdot C_{OUT}}$$

Type II Compensation




$$GAIN_{TYPEII} = \frac{1}{R_1 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2} \right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2} \right)}$$

Type II Compensation




$$GAIN_{TYPEII} = \frac{1}{R_1 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2} \right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2} \right)}$$

Closed Loop System with TYPE II Network



$$GAIN_{SYSTEM} = \frac{1}{R_1 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2} \right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2} \right)} \cdot \frac{V_{IN}}{\Delta V_{OSC}} \cdot \frac{\frac{1}{1 + s \cdot (ESR + DCR) \cdot C_{OUT} + s^2 \cdot L_{OUT} \cdot C_{OUT}}}{1 + s \cdot ESR \cdot C_{OUT}}$$

TYPE II Compensated Network



$$GAIN_{dB}(f) = GAIN_{MODULATOR} + GAIN_{FILTER} + GAIN_{TYPEII}$$

$$PHASE(f) = PHASE_{MODULATOR} + PHASE_{FILTER} + PHASE_{TYPEII}$$

$$\text{Where: } GAIN_{MODULATOR} = 20 \cdot \log\left(\frac{V_{IN}}{\Delta V_{OSC}}\right)$$


$$GAIN_{FILTER} = 10 \cdot \log\left[1 + (2\pi f \cdot ESR \cdot C_{OUT})^2\right] - 10 \cdot \log\left[\left(1 - (2\pi f)^2 \cdot L_{OUT} \cdot C_{OUT}\right)^2 + (2\pi f \cdot (ESR + DCR) \cdot C_{OUT})^2\right]$$

$$PHASE_{FILTER} = \text{atan}[2\pi f \cdot ESR \cdot C_{OUT}] + \text{atan}\left[\frac{2\pi f \cdot ESR + DCR \cdot C_{OUT}}{2\pi f^2 \cdot L_{OUT} \cdot C_{OUT} - 1}\right]$$

$$GAIN_{TYPEII} = 10 \cdot \log\left[1 + (2\pi f \cdot R_2 \cdot C_2)^2\right] - 20 \cdot \log[2\pi f \cdot R_1 \cdot (C_1 + C_2)] - 10 \cdot \log\left[1 + \left(2\pi f \cdot R_2 \cdot \left(\frac{C_1 \cdot C_2}{C_1 + C_2}\right)\right)^2\right]$$



$$PHASE_{TYPEII} = -90^\circ + \text{atan}[2\pi f \cdot R_2 \cdot C_2] - \text{atan}\left[2\pi f \cdot R_2 \cdot \left(\frac{C_1 \cdot C_2}{C_1 + C_2}\right)\right]$$

Generic TYPE III Network




$$GAIN_{TYPEIII} = \frac{R_1 + R_3}{R_1 \cdot R_3 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2}\right) \cdot \left(s + \frac{1}{(R_1 + R_3) \cdot C_3}\right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2}\right) \cdot \left(s + \frac{1}{R_3 \cdot C_3}\right)}$$


Generic TYPE III Network



$$GAIN_{TYPEIII} = \frac{R_1 + R_3}{R_1 \cdot R_3 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2}\right) \cdot \left(s + \frac{1}{(R_1 + R_3) \cdot C_3}\right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2}\right) \cdot \left(s + \frac{1}{R_3 \cdot C_3}\right)}$$




Closed Loop System with TYPE III Network



$$GAIN_{SYSTEM} = \frac{R_1 + R_3}{R_1 \cdot R_3 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2}\right) \cdot \left(s + \frac{1}{(R_1 + R_3) \cdot C_3}\right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2}\right) \cdot \left(s + \frac{1}{R_3 \cdot C_3}\right)} \cdot \frac{V_{IN}}{\Delta V_{OSC}} \cdot \frac{1 + s \cdot ESR \cdot C_{OUT}}{1 + s \cdot (ESR + DCR) \cdot C_{OUT} + s^2 \cdot L_{OUT} \cdot C_{OUT}}$$

TYPE III Compensated Network



$$GAIN_{dB}(f) = GAIN_{MODULATOR} + GAIN_{FILTER} + GAIN_{TYPEIII}$$

$$PHASE(f) = PHASE_{MODULATOR} + PHASE_{FILTER} + PHASE_{TYPEIII}$$

$$\text{Where: } GAIN_{MODULATOR} = 20 \cdot \log\left(\frac{V_{IN}}{\Delta V_{OSC}}\right)$$




$$GAIN_{FILTER} = 10 \cdot \log\left[1 + (2\pi f \cdot ESR \cdot C_{OUT})^2\right] - 10 \cdot \log\left[\left(1 - (2\pi f)^2 \cdot L_{OUT} \cdot C_{OUT}\right)^2 + (2\pi f \cdot (ESR + DCR) \cdot C_{OUT})^2\right]$$

$$PHASE_{FILTER} = \text{atan}[2\pi f \cdot ESR \cdot C_{OUT}] + \text{atan}\left[\frac{2\pi f \cdot ESR + DCR \cdot C_{OUT}}{2\pi f^2 \cdot L_{OUT} \cdot C_{OUT}^{-1}}\right]$$



$$GAIN_{TYPEIII} = 10 \cdot \log\left[1 + (2\pi f \cdot R_2 \cdot C_2)^2\right] - 20 \cdot \log[2\pi f \cdot R_1 \cdot (C_1 + C_2)] - 10 \cdot \log\left[1 + \left(2\pi f \cdot R_2 \cdot \left(\frac{C_1 \cdot C_2}{C_1 + C_2}\right)\right)^2\right] \\ + 10 \cdot \log\left[1 + (2\pi f \cdot (R_1 + R_3) \cdot C_3)^2\right] - 10 \cdot \log\left[1 + (2\pi f \cdot R_3 \cdot C_3)^2\right]$$

$$PHASE_{TYPEIII} = -90^\circ + \text{atan}[2\pi f \cdot R_2 \cdot C_2] - \text{atan}\left[2\pi f \cdot R_2 \cdot \left(\frac{C_1 \cdot C_2}{C_1 + C_2}\right)\right] + \text{atan}[2\pi f \cdot (R_1 + R_3) \cdot C_3] - \text{atan}[2\pi f \cdot R_3 \cdot C_3]$$


Current Mode Control




Constant On Time Control




Constant On Time Control-Jitter




Constant On Time Control-Jitter




Constant On Time Control-Jitter



Constant On Time Control-Jitter



LED Driver



Thanks You!