




電力電子之回授控制應用

OUTLINE

- 電力電子工程師的角色.
- 如何看懂**Datasheet**，並評估電源好壞.
- 電力電子之回授控制應用




```
graph TD; EE* --- Product; Product --- Hardware; Product --- Firmware;
```

EE*

產品


Hardware

Firmware


職務內容

- **Hardware**
 - 應用 數位/類比 IC 的能力
- **Firmware**
 - 軟韌體撰寫
- **EE**
 - 產品所需之電源規畫與設計

EE需要接洽的事物



IC設計公司的職務



職務工作內容

- **PM**
 - 產品規畫
- **AE**
 - 產品規格制定
 - 產品驗證
- **FAE**
 - 協助客戶處理產品應用問題
- **Sales**
- **RD**
 - 產品設計
- **Layout**
 - IC Layout

職務工作內容

- **TE**
 - 量產測試(CP : Chip Probing, FT : Final Testing)
- **QE**
 - 品質工程師
- **PE**
 - 製程工程師

OUTLINE

- 電力電子工程師的角色.
- 如何看懂**Datasheet**，並評估電源好壞.
- 電力電子之回授控制應用

TPS6267x

FEATURES

- **92% Efficiency at 6MHz Operation**
- **17 μ A Quiescent Current**
- **Wide V_{IN} Range From 2.3V to 4.8V**
- **6MHz Regulated Frequency Operation**
- **Spread Spectrum, PWM Frequency Dithering**
- ***Best in Class* Load and Line Transient**
- **$\pm 2\%$ Total DC Voltage Accuracy**
- **Low Ripple Light-Load PFM Mode**
- **$\geq 35\text{dB } V_{IN}$ PSRR (1kHz to 10kHz)**
- **Simple Logic Enable Inputs**
- **Supports External Clock Presence Detect Enable Input**
- **Three Surface-Mount External Components Required (One 0603 MLCC Inductor, Two 0402 Ceramic Capacitors)**
- **Complete Sub 0.33-mm Component Profile Solution**
- **Total Solution Size $< 10 \text{ mm}^2$**
- **Available in a 6-Pin NanoFree™ (CSP) Ultra-Thin Packaging, 0.4mm Max. Height**

APPLICATIONS

- **Cell Phones, Smart-Phones**
- **Camera Module Embedded Power**
- **Digital TV, WLAN, GPS and Bluetooth™ Applications**
- **DC/DC Micro Modules**

Smallest Solution Size

Application






Figure 1. Efficiency vs. Load Current

TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
FB	C1	I	Output feedback sense input. Connect FB to the converter's output.
VIN	A2	I	Power supply input.
SW	B1	I/O	This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.
EN	B2	I	This is the enable pin of the device. Connecting this pin to ground forces the device into shutdown mode. Pulling this pin to V_I enables the device. If an external clock (4MHz to 27MHz) is detected the device will automatically power up. This pin must not be left floating and must be terminated.
MODE	A1	I	This is the mode selection pin of the device. This pin must not be left floating and must be terminated.
			MODE = LOW: The device is operating in regulated frequency pulse width modulation mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light load currents. MODE = HIGH: Low-noise mode enabled, regulated frequency PWM operation forced.
GND	C2	-	Ground pin.



Electrical Characteristics

ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at $V_I = 2.3V$ to $5.5V$, $V_O = 1.8V$, $EN = 1.8V$, AUTO mode and $T_A = -40^\circ C$ to $85^\circ C$; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at $V_I = 3.6V$, $V_O = 1.8V$, $EN = 1.8V$, AUTO mode and $T_A = 25^\circ C$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY CURRENT							
I_Q	Operating quiescent current	TPS62671 TPS62672 TPS62675 TPS62679	$I_O = 0mA$. Device not switching		17	40	μA
		TPS62671	$I_O = 0mA$, PWM mode		5.5		mA
		TPS62674 TPS62679	$I_O = 0mA$, PWM mode		5.0		mA
I_{SD}	Shutdown current	EN = GND		0.2	1	μA	
UVLO	Undervoltage lockout threshold			2.05	2.1	V	
ENABLE, MODE							
V_{IH}	High-level input voltage	TPS62671 TPS62672 TPS62675			1.0		V
V_{IL}	Low-level input voltage					0.4	V
I_{IKG}	Input leakage current	Input connected to GND or VIN		0.01	1.5	μA	
V_{IH}	High-level input voltage (ENABLE)	TPS62674 TPS62679			1.26		V
	High-level input voltage (MODE)				1.0		V
V_{IL}	Low-level input voltage (ENABLE)	TPS62679				0.54	V
	Low-level input voltage (MODE)					0.4	V
I_{IKG}	Input leakage current	TPS62674 TPS62679	Input connected to GND or VIN		0.01	1.5	μA
C_{IN}	Input capacitance (ENABLE)			5		pF	


Electrical Characteristics

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT	
EXTCLK	Clock presence detect frequency	TPS62674 TPS62679		4		27	MHz	
	Clock presence detect duty cycle			40		60	%	
POWER SWITCH								
$r_{DS(on)}$	P-channel MOSFET on resistance		$V_I = V_{(GS)} = 3.6V$. PWM mode		170		m Ω	
			$V_I = V_{(GS)} = 2.5V$. PWM mode		230		m Ω	
I_{kq}	P-channel leakage current, PMOS		$V_{(DS)} = 5.5V$, $-40^\circ C \leq T_J \leq 85^\circ C$			1	μA	
$r_{DS(on)}$	N-channel MOSFET on resistance		$V_I = V_{(GS)} = 3.6V$. PWM mode		120		m Ω	
			$V_I = V_{(GS)} = 2.5V$. PWM mode		180		m Ω	
I_{kq}	N-channel leakage current, NMOS		$V_{(DS)} = 5.5V$, $-40^\circ C \leq T_J \leq 85^\circ C$			2	μA	
r_{DIS}	Discharge resistor for power-down sequence				70	150	Ω	
	P-MOS current limit		$2.3V \leq V_I \leq 4.8V$. Open loop	TPS62671 TPS62672 TPS62674 TPS62679	900	1000	1150	mA
			$2.3V \leq V_I \leq 4.8V$. Open loop	TPS62675	1000	1100	1250	mA
	Input current limit under short-circuit conditions		V_O shorted to ground		12		mA	
	Thermal shutdown				140		$^\circ C$	
	Thermal shutdown hysteresis				10		$^\circ C$	
OSCILLATOR								
f_{SW}	Oscillator center frequency	TPS62671 TPS62672 TPS62675	$I_O = 0mA$. PWM operation	5.4	6	6.6	MHz	
	Oscillator center frequency	TPS62674 TPS62679	$I_O = 0mA$. PWM operation	4.9	5.45	6.0	MHz	

Electrical Characteristics

OUTPUT							
V _{out}	Regulated DC output voltage	TPS62671 TPS62672 TPS62679	2.3V ≤ V _I ≤ 4.8V, 0mA ≤ I _O ≤ 500 mA PFM/PWM operation	0.98×V _{NOM}	V _{NOM}	1.03×V _{NOM}	V
			2.3V ≤ V _I ≤ 5.5V, 0mA ≤ I _O ≤ 500 mA PFM/PWM operation	0.98×V _{NOM}	V _{NOM}	1.04×V _{NOM}	V
			2.3V ≤ V _I ≤ 5.5V, 0mA ≤ I _O ≤ 500 mA PWM operation	0.98×V _{NOM}	V _{NOM}	1.02×V _{NOM}	V
		TPS62674	2.3V ≤ V _I ≤ 5.5V, 0mA ≤ I _O ≤ 500 mA PWM operation	0.98×V _{NOM}	V _{NOM}	1.02×V _{NOM}	V
		TPS62675	2.3V ≤ V _I ≤ 4.8V, 0mA ≤ I _O ≤ 650 mA PFM/PWM operation	0.98×V _{NOM}	V _{NOM}	1.03×V _{NOM}	V
			2.3V ≤ V _I ≤ 5.5V, 0mA ≤ I _O ≤ 650 mA PWM operation	0.98×V _{NOM}	V _{NOM}	1.02×V _{NOM}	V
	Line regulation		V _I = V _O + 0.5V (min 2.3V) to 5.5V, I _O = 200 mA		0.23		%/V
	Load regulation		I _O = 0mA to 500 mA. PWM operation		-0.00045		%/mA
Feedback input resistance			480		kΩ		
ΔV _O	Power-save mode ripple voltage	TPS62671	I _O = 1mA, V _O = 1.8 V	14		mV _{pp}	
		TPS62675 TPS62679	I _O = 1mA, V _O = 1.2 V	16		mV _{pp}	
Start-up time		TPS62671	I _O = 0mA, Time from active EN to V _O	130		μs	
		TPS62674	I _O = 0mA, Time from EXTCLK clock active to V _O	125		μs	
		TPS62679	I _O = 0mA, Time from EXTCLK clock active to V _O L = 1μH DCR = 240mΩ 0603 (TY CKP1608S1R0) C _O = 2.2μF 4V 0402 (TY AMK105BJ225MP)	430		μs	

FUNCTIONAL BLOCK DIAGRAM



PWM Operation

Tek PreVu

$V_I = 3.6 \text{ V}$,
 $V_O = 1.2 \text{ V}$,
 $I_O = 150 \text{ mA}$

1 Output Voltage (1.2V DC Offset)

2 SW Node

3 Inductor Current

MODE = Low

1 10.0mV B_{V}

2 2.00 V

40.0ns

2.50GS/s

2 \int

1 Apr 2010


3 100mA

$\rightarrow \nabla 0.00000 \text{ s}$

1M points


3.04 V

00:04:06



Power Save Mode Operation

Tek PreVu



1 10.0mV μV

3 2.00 V

4 200mA

400ns

0.00000 s



2.50GS/s

1M points


3 μs

3.28 V


Efficiency vs Load Current




Peak to Peak Output Ripple Voltage vs Load Current




Combined Line/Load Transient Response





Load Transient Response in PFM/PWM Operation




Load Transient response in PFM/PWM Operation




DC Output Voltage vs Load Current




Quiescent Current vs Input Voltage



Layout



Layout




OUTLINE


- 電力電子工程師的角色.
- 如何看懂Datasheet，並評估電源好壞.
- 電力電子之回授控制應用

Fundamental of Bode Plot


One zero




One Zero




Two zeros



One Pole



Two Poles



One zero : the phase will lead 90° finally ($+90^\circ$)

One pole : the phase will lag 90° finally (-90°)

-1 slope = -20dB/decade

+1 slope = +20dB/decade

✧ **db=20* log Vo/Vi**

Fundamental of Bode Plot


Pole and Zero :

Transfer function use Laplace as below:

$$G(s) = \frac{K(s + z_1) \cdots (s + z_m)}{(s + p_1)(s + p_2) \cdots (s + p_n)}$$

$s = -z_1, -z_2, \dots, -z_m$ $-z_m$ is Zero ($S - z_m = 0$).


$s = -p_1, -p_2, \dots, -p_n$ $-p_m$ is Pole ($S + p_m = 0$).




Stable loop gain should satisfy

- I. Provide the desired Bandwidth between $(1/5 \sim 1/10) * F_{sw}$.
- II. The gain slope as it pass through the crossover frequency should be -1 (-20dB/decade).
- III. Provide the desired phase margin $45^\circ \sim 60^\circ$.


波德图 Gain Phase Plot




Measurement Bode Plot




Transient Response




$PM = 5^\circ$



$PM = 15^\circ$



$PM = 45^\circ$





$PM = 100^\circ$


補償方法

- Voltage Mode
- Current Mode
- Constant on time


Voltage Mode Control



BASIC BLOCKS OF THE BUCK REGULATOR




The Modulator




$$GAIN_{MODULATOR} = \frac{V_{IN}}{\Delta V_{OSC}}$$

The Output Filter




$$\text{GAIN}_{\text{FILTER}} = \frac{1 + s \cdot \text{ESR} \cdot C_{\text{OUT}}}{1 + s \cdot (\text{ESR} + \text{DCR}) \cdot C_{\text{OUT}} + s^2 \cdot L_{\text{OUT}} \cdot C_{\text{OUT}}}$$

The Open Loop System




$$GAIN_{OPENLOOP} = \frac{V_{IN}}{\Delta V_{OSC}} \cdot \frac{1 + s \cdot ESR \cdot C_{OUT}}{1 + s \cdot (ESR + DCR) \cdot C_{OUT} + s^2 \cdot L_{OUT} \cdot C_{OUT}}$$

OPEN LOOP SYSTEM GAIN




$$\text{GAIN}_{\text{OPENLOOP}} = \frac{V_{IN}}{\Delta V_{\text{OSC}}} \cdot \frac{1 + s \cdot \text{ESR} \cdot C_{\text{OUT}}}{1 + s \cdot (\text{ESR} + \text{DCR}) \cdot C_{\text{OUT}} + s^2 \cdot L_{\text{OUT}} \cdot C_{\text{OUT}}}$$

Type II Compensation




$$GAIN_{TYPEII} = \frac{1}{R_1 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2}\right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2}\right)}$$

Type II Compensation




$$\text{GAIN}_{\text{TYPEII}} = \frac{1}{R_1 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2}\right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2}\right)}$$

Closed Loop System with TYPE II Network



$$\text{GAIN}_{\text{SYSTEM}} = \frac{1}{R_1 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2}\right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2}\right)} \cdot \frac{V_{\text{IN}}}{\Delta V_{\text{OSC}}} \cdot \frac{1 + s \cdot \text{ESR} \cdot C_{\text{OUT}}}{1 + s \cdot (\text{ESR} + \text{DCR}) \cdot C_{\text{OUT}} + s^2 \cdot L_{\text{OUT}} \cdot C_{\text{OUT}}}$$

TYPE II Compensated Network



$$GAIN_{dB}(f) = GAIN_{MODULATOR} + GAIN_{FILTER} + GAIN_{TYPEII}$$

$$PHASE(f) = PHASE_{MODULATOR} + PHASE_{FILTER} + PHASE_{TYPEII}$$

$$\text{Where: } GAIN_{MODULATOR} = 20 \cdot \log\left(\frac{V_{IN}}{\Delta V_{OSC}}\right)$$


$$GAIN_{FILTER} = 10 \cdot \log\left[1 + (2\pi f \cdot ESR \cdot C_{OUT})^2\right] - 10 \cdot \log\left[\left(1 - (2\pi f)^2 \cdot L_{OUT} \cdot C_{OUT}\right)^2 + (2\pi f \cdot (ESR + DCR) \cdot C_{OUT})^2\right]$$

$$PHASE_{FILTER} = \text{atan}[2\pi f \cdot ESR \cdot C_{OUT}] + \text{atan}\left[\frac{2\pi f \cdot ESR + DCR \cdot C_{OUT}}{2\pi f^2 \cdot L_{OUT} \cdot C_{OUT} - 1}\right]$$

$$GAIN_{TYPEII} = 10 \cdot \log\left[1 + (2\pi f \cdot R_2 \cdot C_2)^2\right] - 20 \cdot \log[2\pi f \cdot R_1 \cdot (C_1 + C_2)] - 10 \cdot \log\left[1 + \left(2\pi f \cdot R_2 \cdot \left(\frac{C_1 \cdot C_2}{C_1 + C_2}\right)\right)^2\right]$$



$$PHASE_{TYPEII} = -90^\circ + \text{atan}[2\pi f \cdot R_2 \cdot C_2] - \text{atan}\left[2\pi f \cdot R_2 \cdot \left(\frac{C_1 \cdot C_2}{C_1 + C_2}\right)\right]$$

Generic TYPE III Network





$$GAIN_{TYPEIII} = \frac{R_1 + R_3}{R_1 \cdot R_3 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2}\right) \cdot \left(s + \frac{1}{(R_1 + R_3) \cdot C_3}\right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2}\right) \cdot \left(s + \frac{1}{R_3 \cdot C_3}\right)}$$


Generic TYPE III Network



$$\text{GAIN}_{\text{TYPEIII}} = \frac{R_1 + R_3}{R_1 \cdot R_3 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2}\right) \cdot \left(s + \frac{1}{(R_1 + R_3) \cdot C_3}\right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2}\right) \cdot \left(s + \frac{1}{R_3 \cdot C_3}\right)}$$




Closed Loop System with TYPE III Network



$$GAIN_{SYSTEM} = \frac{R_1 + R_3}{R_1 \cdot R_3 \cdot C_1} \cdot \frac{\left(s + \frac{1}{R_2 \cdot C_2}\right) \cdot \left(s + \frac{1}{(R_1 + R_3) \cdot C_3}\right)}{s \cdot \left(s + \frac{C_1 + C_2}{R_2 \cdot C_1 \cdot C_2}\right) \cdot \left(s + \frac{1}{R_3 \cdot C_3}\right)} \cdot \frac{V_{IN}}{\Delta V_{OSC}} \cdot \frac{1 + s \cdot ESR \cdot C_{OUT}}{1 + s \cdot (ESR + DCR) \cdot C_{OUT} + s^2 \cdot L_{OUT} \cdot C_{OUT}}$$

TYPE III Compensated Network



$$GAIN_{dB}(f) = GAIN_{MODULATOR} + GAIN_{FILTER} + GAIN_{TYPEIII}$$

$$PHASE(f) = PHASE_{MODULATOR} + PHASE_{FILTER} + PHASE_{TYPEIII}$$

$$\text{Where: } GAIN_{MODULATOR} = 20 \cdot \log\left(\frac{V_{IN}}{\Delta V_{OSC}}\right)$$




$$GAIN_{FILTER} = 10 \cdot \log\left[1 + (2\pi f \cdot ESR \cdot C_{OUT})^2\right] - 10 \cdot \log\left[\left(1 - (2\pi f)^2 \cdot L_{OUT} \cdot C_{OUT}\right)^2 + (2\pi f \cdot (ESR + DCR) \cdot C_{OUT})^2\right]$$

$$PHASE_{FILTER} = \text{atan}[2\pi f \cdot ESR \cdot C_{OUT}] + \text{atan}\left[\frac{2\pi f \cdot ESR + DCR \cdot C_{OUT}}{2\pi f^2 \cdot L_{OUT} \cdot C_{OUT} - 1}\right]$$



$$GAIN_{TYPEIII} = 10 \cdot \log\left[1 + (2\pi f \cdot R_2 \cdot C_2)^2\right] - 20 \cdot \log[2\pi f \cdot R_1 \cdot (C_1 + C_2)] - 10 \cdot \log\left[1 + \left(2\pi f \cdot R_2 \cdot \left(\frac{C_1 \cdot C_2}{C_1 + C_2}\right)\right)^2\right] \\ + 10 \cdot \log\left[1 + (2\pi f \cdot (R_1 + R_3) \cdot C_3)^2\right] - 10 \cdot \log\left[1 + (2\pi f \cdot R_3 \cdot C_3)^2\right]$$

$$PHASE_{TYPEIII} = -90^\circ + \text{atan}[2\pi f \cdot R_2 \cdot C_2] - \text{atan}\left[2\pi f \cdot R_2 \cdot \left(\frac{C_1 \cdot C_2}{C_1 + C_2}\right)\right] + \text{atan}[2\pi f \cdot (R_1 + R_3) \cdot C_3] - \text{atan}[2\pi f \cdot R_3 \cdot C_3]$$


Current Mode Control




Constant On Time Control




Constant On Time Control- Jitter




Constant On Time Control- Jitter




Constant On Time Control- Jitter



Constant On Time Control- Jitter



LED Driver



Thanks You!