



# 系統晶片設計與應用

國立勤益科技大學 電子工程系 林光浩

# Outline



- 1 **Integrated Circuit**
- 2 **Chip Design**
- 3 **Application**

# Hardware Implementation



## Methods or Algorithms can be implemented with



1. Hardware processor + suitable software programs (flexibility)
  - a. Pentium IV + suitable software programs (high-level language)
  - b. TI-DSP + suitable software programs
  - c. MCU(8051) + suitable software programs (low-level language)
2. Dedicated hardware circuits (faster)
  - a. old\_PCBs (TTL SSI, MSI chips and wires)
  - b. new\_PCBs(some devices, application specific integrated circuit-ASIC, wires)




# Hardware Implementation



3. Some hardware circuits + software programs (to solve more complex problems)
  - a. System on a board (memory, processor, ASIC, I/O, other devices)
  - b. System on a chip (SoC)
  - c. current and future work (3D IC)




# IC Industry in Taiwan




邏輯設計



光罩設計





晶粒測試及切割



封裝




成品測試



長晶



晶圓切割



QFP, TSOP, SOT, SOJ

導線架

順德


三福化工






# Wafer & Die & Packaging



Packaging



Wafer



# Outline




- 1 Integrated Circuit
- 2 Chip Design
- 3 Application

# IC Design Flow



Application Specific  
Integrated Circuit  
(ASIC)



# Full (Fully) Custom Design



- ❖ For analog circuits and digital circuits requiring custom optimization
- ❖ Gates, transistors and layout are designed and optimized by the engineer
- ❖ Full custom layout editor with [Virtuoso](#)

# Full (Fully) Custom Design (Cont.)



Virtuoso® Schematic Editing: LTE\_RFIC RX\_LNA schematic

Cmd: Sel: 0

Tools Design Window Edit Add Check Sheet Options Migrate Calibre Help

mouse L: schSingleSelectPt() M: schHiMousePopUp() R: schZoomFit(1.0 0.9)

Virtuoso® Layout Reading: LTE\_RFIC RX\_LNA layout

X: -42.25 Y: 196.56 (F) Select: 0 DRD: OFF dX: dY: 6


Tools Design Window Create Edit Verify Connectivity Options Routing Calibre Help

mouse L: mouseSingleSelectPt M: leHiMousePopUp() R: hiZoomAbsoluteScale(hiG)

# Semi Custom Design



- ❖ For larger digital circuits
- ❖ Real gates, transistors and layout are synthesized and optimized by related software tools
- ❖ Realization with hardware description language (HDL) such as VHDL and Verilog




# Semi Custom Design (Cont.)



- a. Product specification
- b. Modeling with HDL
- c. Synthesis (by using suitable standard cell)
- d. Simulation and verification
- e. Physical placement and layout
- f. Tape-out (real chip) -- implemented by suitable Fabrication companies
- g. Testing -- implemented by suitable tools and mechanisms


-- implemented with suitable tools

*more flexible, shorter design cycle, suitable for smaller production*



*less flexible, long design cycle, larger-scale production to reduce price*

# Standard Cells





關於 CIC

設計服務

製程服務

量測服務

教育訓練

技術推廣

網路資源

即時訊息

會員專區

### By Functionality

### By Vendor

### 申請須知

#### - Vendor Package

- ◆ [- Cadence All](#)
- ◆ [- Mentor All](#)
- ◆ [- Synopsys All](#)

#### Cell Library

- ◆ [Cell-Based Design Kit for IC Contest](#)


#### AMS Verification

- ◆ [Analog/Mixed Signal Design Flow](#)
- ◆ [Eldo](#)
- ◆ [HSPICE](#)
- ◆ [NanoSim](#)
- ◆ [SMASH](#)
- ◆ [Virtuoso Multi-Mode Simulation](#)
- ◆ [Virtuoso Spectre Circuit Simulator](#)

#### Custom IC Design

- ◆ [CosmosScope](#)
- ◆ [Custom Designer](#)
- ◆ [Laker Advanced Design Platform](#)
- ◆ [Laker Custom Layout Automation System](#)
- ◆ [SpiceExplorer](#)
- ◆ [Virtuoso AMS Designer](#)
- ◆ [Virtuoso Analog Design Environment](#)
- ◆ [Virtuoso NeoCircuit](#)
- ◆ [Virtuoso Schematic Editor](#)

# System Simulation




System Block Diagram


$$c(X) = c_0 + c_1X + c_2X^2 + \dots + c_{n-1}X^{n-1}$$

$$\begin{aligned} X^i c(X) &= X^i(c_0 + c_1X + \dots + c_{n-i-1}X^{n-i-1} + c_{n-i}X^{n-i} + \dots + c_{n-1}X^{n-1}) \\ &= c_0X^i + c_1X^{i+1} + \dots + c_{n-i-1}X^{n-1} + c_{n-i}X^n + \dots + c_{n-1}X^{n+i-1} \\ &= c_{n-i}X^n + \dots + c_{n-1}X^{n+i-1} + c_0X^i + c_1X^{i+1} + \dots + c_{n-i-1}X^{n-1} \end{aligned}$$

## Algorithms



Circuit Architecture



Simulation Result

# RTL Simulation



- ❖ Describe the circuits with Hardware Description Language (HDL) – **Verilog-HDL**, **VHDL**
- ❖ Verification and Analysis
  - **Behavioral Simulation**
  - **Logic Simulation**
  - **Circuit Simulation**
- ❖ ModelSim – Supported on Windows and Linux operating systems
- ❖ Verdi – Supported on Linux operating system

**ModelSim**<sup>®</sup>

**SYNOPSYS**<sup>®</sup>  
Accelerating Innovation



# ModelSim



ModelSim SE PLUS 6.2f

File Edit View Compile Simulate Add Wave Tools Layout Window Help

Workspace

Name	Status
FIR_filter_tb.v	✓
adder_8.v	✓
adder_1.v	✓
DFF8.v	✓
mul_8.v	✓
FIR_filter.v	✓

Objects

Name	Value
clk	0
reset	0
xin	000000
yout	000000
i	256

wave - default

Signal	Value
/FIR_filter_tb/clk	0
/FIR_filter_tb/reset	0
/FIR_filter_tb/xin	00000000 11100010 11100011
/FIR_filter_tb/yout	00000000 00010100
/FIR_filter_tb/i	256 227 228
/FIR_filter_tb/ff0...	S10
/FIR_filter_tb/ff0...	S10
/FIR_filter_tb/ff0...	00000000 11100010 11100011
/FIR_filter_tb/ff0...	00000000 00010100
/FIR_filter_tb/ff0...	00000000 11100010 11100011
/FIR_filter_tb/ff0...	00000000 11100001 11100010
/FIR_filter_tb/ff0...	00000000 11100000 11100001
/FIR_filter_tb/ff0...	00000000 11011111 11100000
/FIR_filter_tb/ff0...	00000000 11011110 11011111
/FIR_filter_tb/ff0...	00000000 11011101 11011110
/FIR_filter_tb/ff0...	00000000 11011100 11011101
/FIR_filter_tb/ff0...	00000000 11011011 11011100
/FIR_filter_tb/ff0...	00000000 11011010 11011011
/FIR_filter_tb/ff0...	00000000 11011001 11011010
/FIR_filter_tb/ff0...	00000000 11011000 11011001
/FIR_filter_tb/ff0...	00000000 11010111 11011000

Now 5650 ns  
Cursor 1 0 ns

4560 4580

D:/ModelSim/DSP\_filter/FIR\_filter.v

File Edit View Tools Window

```

1  module FIR_filter(clk,reset,xin,yout);
2  input      clk,reset;
3  input [7:0] xin;
4  output [7:0] yout;
5  parameter [7:0] a0=8'b00000000,
6                    a1=8'b00000000,
7                    a2=8'b00000001,
8                    a3=8'b11111110,
9                    a4=8'b11111010,
10                   a5=8'b00000000,
11                   a6=8'b00010111,
12                   a7=8'b00101111,
13                   a8=8'b00101111,
14                   a9=8'b00010111,
15                   a10=8'b00000000,
16                   a11=8'b11111010,
17                   a12=8'b11111110,
18                   a13=8'b00000001,
19                   a14=8'b00000000,
20                   a15=8'b00000000;
21
22  wire [7:0]  xin1,xin2,xin3,xin4,xin5,xin6,xi
23  wire [7:0]  xin9,xin10,xin11,xin12,xin13,xin
24  wire [15:0] p0,p1,p2,p3,p4,p5,p6,p7,p8,p9,p1
25  wire [7:0]  s1,s2,s3,s4,s5,s6,s7,s8,s9,s10,s
26  wire [14:0] co;
27
28  DFF8 d1(.clk(clk), .reset(reset), .D(xin), .
29  DFF8 d2(.clk(clk), .reset(reset), .D(xin1),
30  DFF8 d3(.clk(clk), .reset(reset), .D(xin2),
31  DFF8 d4(.clk(clk), .reset(reset), .D(xin3),
32  DFF8 d5(.clk(clk), .reset(reset), .D(xin4),

```

Transcript

```

#** Note: $finish : D:/ModelSim/DSP_filter/FIR_filter_tb.v(22)
# Time: 5650 ns Iteration: 0 Instance: /FIR_filter_tb
# 1
# Break in Module FIR_filter_tb at D:/ModelSim/DSP_filter/FIR_filter_tb.v line 22
VSIM 4>


```

Project: FIR\_filter Now: 5,650 ns Delta: 0 sim:/FIR\_filter\_tb/#INITIAL#12 Ln: 6 Col: 31

# HDL Debugging with Verdi



- ❖ The Verdi system lets you focus on tasks that add more value to your designs by cutting your debug time, typically by over 50%




Ref : Synopsys Debug

<https://www.synopsys.com/Tools/Verification/debug/Pages/default.aspx>



# Logic Synthesis with Design Compiler



# Synthesis




❖ *Synthesis = Translation+Optimization+Mapping*


```
always @(...)  
  if (a==b)  
    if (c==1)  
      d=f;  
    else  
      d=1;  
  else  
    d=0;
```

**HDL Source**

**Translate into Boolean Representation**



**Optimize + Map**



**Target Technology**

**Process of logic synthesis**




# Synthesis (Cont.)



## ❖ Synthesis is **constraint-driven**

- You set the goals. Design Compiler optimizes design toward goals.



# Synthesis (Cont.)



Design Vision - TopLevel.1 (CHIP)

File Edit View Select Highlight List Hierarchy Design Attributes Schematic Timing Test Power Window Help

CHIP

Hier.1

Logical Hier Cells (Hierarchical)

Cell Name	Ref Name	Cell Path	Di
c1	ECC_v4	c1	u...

Report.1 - Timing

data required time	9.00
.....	.....
data required time	9.00
data arrival time	-8.97
<b>slack (MET)</b>	<b>0.03</b>

\*\*\*\*\* End Of Report \*\*\*\*\*

Hier.1 Report.1


```
1
Current design is 'CHIP'.
design_vision> uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
```

Log History Options: ▾


design\_vision>

Ready


# Cell-Based IC Physical Design and Verification with IC Compiler




# IC Compiler Flow




- ❖ Tcl or GUI-based user interface
- ❖ All Design Compiler reports enhanced with physical information



# Placement




Floor plan




Power plan

# Clock Tree Synthesis




Before CTS




After CTS



# Routing



# Final Validation



# Calibre



## ❖ Push button access to Calibre

- DRC, LVS, xRC

## ❖ Shorter iteration time

- Direct invocation from design environment
- Rapid verification & parasitic extraction
- Easy location of results in design environment
- Faster repair of errors & discrepancies
- Parasitic visualization

## ❖ Shorter time to tape-out

# Design Rule Check



Calibre - RVE v2010.4\_26.16 : DRC\_RES.db

File View Highlight Tools Window Setup Help

Topcell CHIP, 7 Results (in 7 of 324 Checks)

Cell / Check	Results
✓ Check M5.E.1	0
✓ Check M5.E.2	0
✓ Check M5.A.1	0
✓ Check VIA5.W.1	0
✓ Check VIA5.S.1	0
✓ Check VIA5.E.1	0
✓ Check VIA5.E.2	0
✗ Check PO.R.3	1
✗ Check M1.R.1	1
✗ Check M2.R.1	1
✗ Check M3.R.1	1
✗ Check M4.R.1	1
✗ Check M5.R.1	1
✓ Check ADP.R.0A	0
✓ Check ADP.R.0B	0
✓ Check ADP.R.0C	0
✓ Check ADP.S.1_VIA1	0
✓ Check ADP.S.1_VIA2	0

```
NW.W.1 { @ Minimum NWEL width < 0.86
  INT NWEL < 0.86 ABUT < 90 SINGULAR REGION
}
```

Check NW.W.1, 0 Cells: 0 Results

# Layout Versus Schematic



```
lvls.rep (~/IC/ICC/verify/lvs) - gedit
檔案(E) 編輯(E) 顯示(V) 搜尋(S) 工具(T) 文件(D) 求助(H)
新增 開啓 儲存 列印... 復原 取消復原 剪下 複製 貼上 尋找 取代
CHIP_route.v x lvls.rep x
CELL COMPARISON RESULTS ( TOP LEVEL )
# # # # #
# # # CORRECT # #
# # # # #
# # # # #
#####
Warning: Ambiguity points were found and resolved arbitrarily.
Warning: LVS property resolution maximum exceeded.
LAYOUT CELL NAME: CHIP
SOURCE CELL NAME: CHIP
```

# Queue Server



## ❖ Online DRC

### CIC 工作站使用申請表(EPIC)

姓名:  
學校: 國立勤益科技大學  
系所: 電子所  
指導教授: 林光浩  
電話:  
傳真:  
E-Mail:

#### ● 新增 Queue 帳號

製程名稱:   
設計名稱:   
連接到 Queue 的遠端主機:   
連接到 Queue 的遠端帳號:

#### ● 延長 Queue 帳號使用時間

Queue 伺服器帳號:   
申請延長使用時間原因:

#### ● 增加 Queue 帳號 Quota 大小

Queue 伺服器帳號:   
增加 Quota 大小:   
增加 Quota 原因:

```
#####
#
# 主旨:因應 Queue server系統微調作業, 暫停服務公告
#
#
# 因應Queue server設備系統微調作業, 預計時間為101/4/24(星期二)
#
# ~ 101/5/1(星期二), 屆時Queue Server對外服務將暫停。
#
#
# 造成不便, 敬請見諒!若有重要行程執行請避開上述停機時間!!!
#
#
# 系統管理員 101.4.24
#####
queue.cic.org.tw ~> ls
2.01_CHIP_ECC.gds
result_12-2-21_cicq78f_DRC_queue_9349
result_12-2-18_cicq78f_DRC_queue_2615
result_12-2-21_cicq78f_LPE_queue_9390
result_12-2-18_cicq78f_LPE_queue_2548
result_12-3-6_cicq78f_DRC_queue_4120
result_12-2-18_cicq78f_LPE_queue_2828
queue.cic.org.tw ~> Qentry -M DRC -tech TSMC18 -f 2.01_CHIP_ECC.gds -T CHIP -c T
SMC18 -i TSMC18 -addTagCell -addDummyCell
```


# Taped-out via CIC



- ❖ Before Taped-out, make sure that
  - Your design is DRC clean.
  - Your design passes the block-box LVS check.
  - Your design meet the timing/power specification.
- ❖ When taped-out via CIC, prepare the following:
  - GDSII layout of your design
  - Calibre DRC report file
  - Calibre LVS report file
  - Post-layout timing/power verification result
  - Specification files of used memories



# 下線準備資料



❖ 下線所需要上傳的資料有下列五種:


- 1. 下線報告(Word)
- 2. layout完成的gds檔
- 3. DRC.rep(看DRC錯誤的檔案)
- 4. lvs.rep(有笑臉的檔案)
- 5. tapeout報告(Word, 附件二)

❖ 需準備的檔案有下列兩種:

- 1. 檔名:上傳號碼; 內容:學校信箱
- 2. ok檔; 內容:ok

❖ 上傳方式請參考附件三。

# Automatic Test System






ADVANTEST V93000 PS1600  
CIC Package : CQFP, LCC, SB

Ref : NAR Labs 國家晶片系統設計中心



# Automatic Test System (Cont.)



Ref : NAR Labs 國家晶片系統設計中心

# Programmable Logic




- ❖ PLD (Programmable Logic Device) according to their structure and density can be divided into three categories
  - SPLD ( Simple Programmable Logic Device)
  - CPLD ( Complex Programmable Logic Device)
  - FPGA (Field Programmable Gate Array )

❖ Xilinx

❖ Altera


❖ Actel (Microsemi)




# Xilinx



	<a href="#">Spartan-6</a>	<a href="#">Artix-7</a>	<a href="#">Kintex-7</a>	<a href="#">Virtex-7</a>
<b>Logic Cells</b>	150,000	215,000	480,000	2,000,000
<b>BlockRAM</b>	4.8Mb	13Mb	34Mb	68Mb
<b>DSP Slices</b>	180	740	1,920	3,600
<b>DSP Performance (symmetric FIR)</b>	140GMACs	930GMACs	2,845GMACs	5,335GMACs
<b>Transceiver Count</b>	8	16	32	96
<b>Transceiver Speed</b>	3.2Gb/s	6.6Gb/s	12.5Gb/s	28.05Gb/s
<b>Total Transceiver Bandwidth (full duplex)</b>	50Gb/s	211Gb/s	800Gb/s	2,784Gb/s
<b>Memory Interface (DDR3)</b>	800Mb/s	1,066Mb/s	1,866Mb/s	1,866Mb/s
<b>PCI Express® Interface</b>	x1 Gen1	x4 Gen2	x8 Gen2	x8 Gen3
<b>Analog Mixed Signal (AMS)/XADC</b>		Yes	Yes	Yes
<b>Configuration AES</b>	Yes	Yes	Yes	Yes
<b>I/O Pins</b>	576	500	500	1,200




Ref : <http://www.xilinx.com/products/silicon-devices/fpga/index.htm>




# Xilinx ISE



## Create an HDL Source



## Implement Design and Verify Constraints



**Xilinx PACE - C:\tutorial\counter.ucf**

File Edit View IOBs Areas Tools Window Help

Design Browser

- I/O Pins
- Global Logic
- Logic

Design Object List - I/O P...

I/O Name	I/O Direction	Loc	Ba
CLOCK	Input	i9	BA
COUNT_OUT<0>	Output	k12	BA
COUNT_OUT<1>	Output	p14	BA
COUNT_OUT<2>	Output	i12	BA
COUNT_OUT<3>	Output	n14	BA
DIRECTION	Input	k13	BA

Package Pins for xc3s200-4-ft256

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

A  
C  
E  
F  
G  
H  
J  
K  
L  
M  
N  
P  
R  
T

Package View Architecture V

# Xilinx ISE (Cont.)



## Assigning Pin Location Constraints

Download Design to the Demo Board

tutorial\tutorial.ise - [Boundary Scan]

Operations Output Debug Window Help

xc3s200 xc3s200

TDI --- file ? ---

TDO --- file ? ---

Assign New Configuration File

Look in: C:\Projects\jade\QST\tutorial\

- isim
- isim.tmp\_save
- netgen
- templates
- xst
- counter.bit

File name: \_\_\_\_\_ Open

File type: All Design Files (\*.bit \*.rpt \*.nky \*.isc \*.bsd) Cancel

None

- Enable Programming of SPI Flash Device Attached to this FPGA
- Enable Programming of BPI Flash Device Attached to this FPGA

Design Summary Boundary Scan

Configuration Parallel III 200 KHz LPT1

Sources Snapshots Libraries Configuration Modes

Processes

Configuration Operations

Transcript

```
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setMode -bs
GUI --- Auto connect to cable...
// *** BATCH CMD : setCable -port auto
```

Console Errors Warnings Tcl Shell Find in Files

# Altera



## High-End FPGAs



- Highest bandwidth, highest density FPGAs
- Integrated transceiver variants
- Design entire systems on a chip

## Midrange FPGAs





- Balanced cost, power, and performance FPGAs
- Integrated transceiver and processor variants
- Comprehensive design protection


## Lowest Cost and Power FPGAs




- Lowest system cost and power FPGAs
- Integrated transceiver and processor variants
- Fastest time to market



# QUARTUS II Design Entry Flow






# QUARTUS II

## Pin Planner



## Programmer




QUARTUS® II



COMMUNICATION SYSTEMS  
AND INTEGRATED CIRCUITS LAB


# Measurement



Logic Analyzer

Pattern Generator

# SMIMS



# Outline




- 1 Integrated Circuit
- 2 Chip Design
- 3 Application

# System Application




- ❖ Radio Data System
- ❖ 智慧電子國家型科技計畫(NPIE) -- Interactive Intelligent Healthcare System
- ❖ PCB board Circuits Design
- ❖ IC Samples


# Digital RDS Demodulation in FM Subcarrier Systems



# Radio Data System



# RDS Receiver Physical Circuit



# Measurement Environment



# Healthcare Monitoring




## ◆ Motivation

- ◆ Aging Population, Intensity lifestyle
  - ◆ Pressure, Nervousness, Disturbance
  - ◆ Chronic Cardiovascular Diseases
- ◆ Bio-microsystem application
  - ◆ EEG, ERG, ECG, EMG, Blood.

## ◆ Intelligent Healthcare Monitoring


- ◆ Interactive, Low Power, Wireless SoC
  - ◆ IEEE 802.15.4 ZigBee Application
  - ◆ 2.4GHz ISM Band





# Interactive Intelligent Healthcare System




- Targets
  - Low Power, Anywhere, Anytime
  - Long-term Monitoring
- Body Area Network
  - Near-Body Application
  - Acquisition Node
    - Wearable Device (watch)
- Local Sensor Network
  - Intermediate Interface
  - Wearable Device
    - Portable Facility (PDA)



# SpO<sub>2</sub> & ECG Circuits Design




SpO<sub>2</sub>



Agilent Technologies

Mon Dec 26 15:29:41 2011




ECG


# System Block Diagram




Wireless Bio-Signal Acquisition SoC




- Transmitter : Wireless Bio-Signal Acquisition SoC (WBSA-SoC)
  - AFE : PreAmp., Filter, PostAmp., 8-bit SAADC
  - Baseband : ZigBee Spread Spectrum Technology
  - RF Front-end : VCO, Up-Mixer, PA
- Receiver: ARM Display
  - RF Front-end : LNA, Down-Mixer
  - Mixed-Mode Board: BPF, AGC, ADC
  - Based-Band & Display : ZigBee Demod. & ARM-base Display




# System Experiment Result





Verification Setup



Measurement Setup






Display with ARM Platform





Video

# 經濟部標準檢驗局電磁相容(EMC)設計競賽



# Embedded Development Platform



# IC Samples



- ❖ Linear Technology: <http://www.linear.com/>
- ❖ Analog Device: <http://www.analog.com>
- ❖ T.I.: <http://www.ti.com>
- ❖ NXP: <http://www.classic.nxp.com>
- ❖ Maxim: <http://www.maxim-ic.com/>
- ❖ Free Scale: <http://www.freescale.com/>



# Analog Device



WORLD LEADER IN HIGH PERFORMANCE SIGNAL PROCESSING Select a Language: English

**ANALOG DEVICES**   [Parametric Product Search](#) [Cross-Reference and Obsolete Search](#) Welcome User [Log In](#) [myAnalog](#)

### PRODUCTS

[View Site Map](#)

Data Converters

Amplifiers and Linear

RF ICs

Power Management

MEMS and Sensors

Processors and DSP

Interface and Isolation

[View All Products](#)

### DESIGN SUPPORT

- Technical Documentation
- Reference Circuits
- FPGA Reference Designs
- Evaluation Boards & Kits
- Quality & Reliability

All Design Tools

**Op Amp** | [ADC / DAC](#) | [RF](#) | [Power](#)

Filter

Photodiode

Amp Tool

[Contact Technical Support](#)

### APPLICATIONS

- Aerospace & Defense
- Automotive
- Communications
- Consumer
- Energy
- Healthcare
- Instrumentation & Measurement
- Motor & Power Control
- Process Control & Industrial Automation

[View All Applications](#)

### Sample & Purchase

- Buy Online
- Get Price & Availability
- Find Sales & Distributors
- Get Samples

### YOUR ACCOUNT

- Create an Account
- Log in for samples or to purchase
- View Cart
- Check Order Status

### New Products

- AD7961** 16-Bit, 5 MSPS PULSAR® Differential ADC
- ADA4700-1** High Voltage, Precision Operational Amplifier

[View All New Products](#)

### Featured Video

Industry's First 5 MSPS 10-Bit SAR ADC AD7961

Lowest Noise Converter in its Class

[View all Videos](#)

### News

Analog Devices Sets New Standard in Mixed-Signal Control Processors Revolutionizing Industrial Motor and Solar Inverter Designs (25 Sep 13)

Xilinx and Analog Devices Achieve JEDEC JESD204B Interoperability (24 Sep 13)

Analog Devices Achieves Major Milestone by Shipping 1 Billionth Channel of iCoupler Digital Isolation (19 Sep 13)

Analog Dialogue (Sept 2013) Features: Design and Debug a PLL, Multiplexed 3-Wire RTD Measurement, and Get Answers at EngineerZone (17 Sep 13)

[View all News](#)

### Webcasts

**Webcast**

Industrial Process Control: Communication Solutions

**Webcast**

Got my data over the isolation barrier! Now how do I get power to run it?

[View all Webcasts](#)

# Texas Instruments



## A Revolution in Sensing

- Better resolution
  - Better reliability
  - Greater functionality
  - Lower system cost
- 🔴 Get your EVM and join the revolution!



### Browse products

- Amplifiers & Linear
- Audio
- Broadband RF/IF & Digital Radio
- Clocks & Timers
- Data Converters
- DLP® & MEMS
- High-Reliability
- Interface
- Logic
- DLP® - Projectors & Cinema

- Power Management
- Processors
  - ARM® Processors
  - Digital Signal Processors (DSP)
  - Microcontrollers (MCU)
  - OMAP™ Applications Processors
- Switches & Multiplexers
- Sensor Products
- Wireless Connectivity
- Calculators & Education Technology

**View new products** ▶

**Competitor cross reference search** ▶

### Parametric Selection Tool

**Find the right part fast!**

### WEBENCH® Designer My Designs

Power	FPGA/µP	Sensors	LED
<b>Enter your power supply requirements:</b>			
<input checked="" type="radio"/> DC <input type="radio"/> AC			
Min	14.0 V	Max	22.0 V
Vin		Vout	3.3 V
Output		Iout	2.0 A
Ambient Temp			30 °C
<b>Multiple Loads</b>		<b>Single Output</b>	
<b>Power Architect</b>		<b>Start Design</b>	

**More** ▶

# Digi-Key



登入  
註冊 | 為何應註冊?

臺灣 | 0080-185-4023

TWD | 改換國家

搜尋 ▶  零件  內容

零件編號/關鍵字

GO

庫存現貨  無鉛  符合 RoHS 指令

繁體中文 | English

網上訂購

訂單現狀

最新產品

產品索引

供應商索引

▶ 產品目錄

▶ 資源

▶ TechZone<sup>SM</sup>

▶ TechXchange<sup>SM</sup> 社群

▶ 是否需要幫助?



功能與更新  
瞭解 Digi-Key 網站的  
新功能與更新項目

訂購滿 NT\$3000 可享有

免運費  
優惠!



全球種類最多的  
電子元件庫存  
下單後立即付運!

1 2

EFM32 Zero Gecko  
全球最節能的微控制器



立即購買



MPD  
MEMORY PROTECTION DEVICE, INC.

鈕釦型固定器盤

BOURNS<sup>®</sup>

TCS 元件

SILICON LABS

Zero Gecko

HARMONIC  
MANUFACTURING

配件把手

< || >

第 5 - 8 個, 共 12 個



關於 Digi-Key | 網站導航 | 聯絡本處 | 隱私權聲明 | 條款和條件 | 瀏覽器支援度

# E絡盟: <http://tw.element14.com/>



產品搜索

僅 危貨物商標限制指令合規商品 | [高級搜索](#)

登錄 / 註冊 | 聯絡資訊 | 協助中心 |

購物籃: **NT\$0.00** (0 產品)

熱線: 0800 868 880

產品 | 應用 | 設計資源 | 購買工具 | 社區 | 我的帳戶 |

A Premier Farnell Company

e絡盟新手嗎? [在這裏開始](#)

為了安全登錄或註冊, 請點擊這裏

## 產品

### 通過製造商搜索

- Automation & Process Control >
- Batteries & Chargers >
- Cable, Wire & Assemblies >
- Chemicals & Adhesives >
- Circuit Protection >
- Connectors >
- Crystals & Oscillators >
- Electrical >
- Enclosures, Racks & Cabinets >
- Fans, Heat Sinks & HVAC >
- Fasteners & Mechanical >
- Office & Computer >
- Optoelectronics & Displays >
- Passive Components >
- Power & Line Protection >
- Security & Audio Visual >
- Semiconductors - Discretes >
- Semiconductors - ICs >
- Semiconductors - Modules >
- Semiconductors - Tools >
- Sensors & Transducers >
- Static Control & Site Safety >
- Switches & Relays >
- Test, Measurement & Inspection >
- Tools & Production Supplies >
- Transformers >
- 所有產品類別**



## e絡盟專有品牌 值得信賴的優質電子元件和設備

低價採購, 更幫助您降低成本

低價採購, 更幫助您降低成本

Raspberry Pi 和專屬配件

滿足您對半導體產品的多元化需求

特惠臻選

品種齊全的 開關工具套件

極度技術 領導者

## 製造商精選

[查看所有精選的製造商 >](#)

新訊息
產品展示
焦點

**全新的合作夥伴**

世界模擬集成電路領導者Richtek成為e絡盟的合作夥伴, 推出模擬直流/直流轉換器和低壓差線性穩壓器。

**Analog Devices**

HART註冊的現場儀錶演示板 NT\$1,617 限時優惠

**超小型電源模塊**

查看µIPM™, 性價比極高的理想低功耗電機驅動應用

[瀏覽所有新產品 >](#)

## 新產品

[查看所有新產品 >](#)

### 快速購物

零件編號	數量
	1
	1
	1
	1
	1

### 免運費

所有網單都有機會享受!  
(詳情請見條款與條件)

[了解詳情 >](#)

### 訂閱電子雜誌

讓您的e絡盟電子業務活動更靈活  
動態資訊及產品信息

### 聯繫e絡盟

客服及技術支持熱線:  
0800 868 880

客服電郵:  
tw-sales@element14.com  
技術支持電郵:  
tw-technical@element14.com

[聯繫我們 >](#)



**Thank you for your attention!**